 | |
| ELEN0070-1 | Signal Processing
 |
|
| Duration : | 30h Th, 30h Pr |
|
| Credits/ECTS : |
| Bachelor in engineering sciences, civil engineer orientation, 3rd year | | Premier quadrimestre | | 5 |
|
| civil engineering in electricity, 1st year | | | | 5,5 |
|
| Master in Electrical Engineering, in-depth approach, 1st year | | Toute l'année | | 5 |
|
| Master in Computer Engineering, in-depth approach, 1st year | | Toute l'année | | 5 |
|
| Master in Informatical Sciences, in-depth approach, 1st year | | Toute l'année | | 6 |
|
| Master in Engineering Physics, in-depth approach, 1st year | | Toute l'année | | 5 |
|
| Master in Electrical Engineering, specialized approach, 1st year | | Toute l'année | | 5 |
|
| Master in Computer Engineering, specialized approach, 1st year | | Toute l'année | | 5 |
|
| Master in Informatical Sciences, specialized approach, 1st year | | Toute l'année | | 6 |
|
| Master in Engineering Physics, specialized approach, 1st year | | Toute l'année | | 5 |
|
|
|
| Holder(s) : | Jacques Verly |
|
| Language : | Langue française |
|
| Remarks : | Detailed course information is available from http://intelsig.montefiore.ulg.ac.be/~ries/ or from the Montefiore Institute website http://www.montefiore.ulg.ac.be/
under the name of Verly Jacques. |
|
|
| |
